Skip to content
FUSiONSEMICONDUCTOR
Service

AMS Layout Design

Matched-device craftsmanship for precision analog blocks, taken from schematic intent through DRC/LVS-clean, parasitic-aware layout at block, subsystem and full-chip level.

Capabilities

  • Bandgap references, LDOs and power management blocks
  • SAR, pipeline, delta-sigma ADCs and current-steering DACs
  • Operational amplifiers, comparators and switched-capacitor filters
  • Common-centroid and interdigitated matching strategies
  • Full-chip assembly, floorplanning and top-level routing

Deliverables

  • DRC / LVS / DFM clean GDSII
  • Parasitic extraction decks and back-annotated results
  • Matching and symmetry review documentation
Discuss your requirements